フォロー
Vivek Raghavan
Vivek Raghavan
UIDAI
確認したメール アドレス: uidai.net.in
タイトル
引用先
引用先
Interconnect simulation with asymptotic waveform evaluation (AWE)
JE Bracken, V Raghavan, RA Rohrer
IEEE Transactions on Circuits and Systems I: Fundamental Theory and …, 1992
2111992
AWESpice: A general tool for the accurate and efficient simulation of interconnect problems
V Raghavan, JE Bracken, RA Rohrer
[1992] Proceedings 29th ACM/IEEE Design Automation Conference, 87-92, 1992
1391992
AWE-inspired
V Raghavan, RA Rohrer, LT Pillage, JY Lee, JE Bracken, MM Alaybeyi
Proceedings of IEEE Custom Integrated Circuits Conference-CICC'93, 18.1. 1 …, 1993
981993
AWEsim: A program for the efficient analysis of linear (ized) circuits
X Huang, V Raghavan, RA Rohrer
1990 IEEE International Conference on Computer-Aided Design. Digest of …, 1990
931990
Method and apparatus for simulating a microelectronic circuit
RA Rohrer, V Raghavan, JE Bracken
US Patent 5,313,398, 1994
851994
Methods, apparatus and computer program products for performing post-layout verification of microelectronic circuits by filtering timing error bounds for layout critical nets
V Raghavan, BA Zimmerman
US Patent 5,896,300, 1999
671999
Methods, apparatus and computer program products for performing post-layout verification of microelectronic circuits using best and worst case delay models for nets therein
V Raghavan, BA Zimmerman
US Patent 6,286,126, 2001
522001
Samanantar: The largest publicly available parallel corpora collection for 11 indic languages
G Ramesh, S Doddapaneni, A Bheemaraj, M Jobanputra, R AK, ...
Transactions of the Association for Computational Linguistics 10, 145-162, 2022
342022
Simulating distributed elements with asymptotic waveform evaluation
JE Bracken, V Raghavan, RA Rohrer
1992 IEEE MTT-S Microwave Symposium Digest, 1337-1340, 1992
331992
Extension of the asymptotic waveform evaluation technique with the method of characteristics
JE Bracken, V Raghavan, RA Rohrer
SRC-CMU Research Center for Computer-Aided Design, Pennsylvania SEMATECH …, 1992
271992
Model-assisted routing for improved lithography robustness
T Kong, H Leung, V Raghavan, AK Wong, S Xu
Design for Manufacturability through Design-Process Integration 6521, 129-133, 2007
242007
Memory chip for 24-port global register file
W Maly, M Patyra, A Primatic, V Raghavan, T Storey, A Wolfe
Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, 15.5/1 …, 1991
221991
Lithography aware leakage analysis
E Tuncer, H Zheng, V Raghavan, A Devgan, A Ajami, A Nardi, T Lin, ...
US Patent 8,572,523, 2013
212013
A new nonlinear driver model for interconnect analysis
V Raghavan, RA Rohrer
Proceedings of the 28th ACM/IEEE Design Automation Conference, 561-566, 1991
181991
Clsril-23: Cross lingual speech representations for indic languages
A Gupta, HS Chadha, P Shah, N Chhimwal, A Dhuriya, R Gaur, ...
arXiv preprint arXiv:2107.07402, 2021
132021
Exploiting partitioning in asymptotic waveform evaluation (AWE)
MM Alaybeyi, JE Bracken, JY Lee, V Raghavan, RJ Trihy, RA Rohrer
1992 Proceedings of the IEEE Custom Integrated Circuits Conference, 15.7. 1 …, 1992
131992
India stack---digital infrastructure as public good
V Raghavan, S Jain, P Varma
Communications of the ACM 62 (11), 76-81, 2019
112019
Analysis of MCMs using asymptotic waveform evaluation (AWE)
MM Alaybeyi, JE Bracken, JY Lee, V Raghavan, RJ Trihy, RA Rohrer
1992 IEEE Multi-Chip Module Conference, 48, 49, 50, 51-48, 49, 50, 51, 1992
101992
Lithography aware timing analysis
E Tuncer, H Zheng, V Raghavan, A Devgan, A Ajami, A Nardi, T Lin, ...
US Patent 8,473,876, 2013
82013
Corpus for automatic structuring of legal documents
P Kalamkar, A Tiwari, A Agarwal, S Karn, S Gupta, V Raghavan, A Modi
arXiv preprint arXiv:2201.13125, 2022
52022
現在システムで処理を実行できません。しばらくしてからもう一度お試しください。
論文 1–20