Goerschwin Fey
Goerschwin Fey
Bestätigte E-Mail-Adresse bei tuhh.de - Startseite
Titel
Zitiert von
Zitiert von
Jahr
On acceleration of SAT-based ATPG for industrial designs
R Drechsler, S Eggergluss, G Fey, A Glowatz, F Hapke, J Schlöffel, D Tille
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2008
1052008
Automatic fault localization for property checking
G Fey, S Staber, R Bloem, R Drechsler
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2008
982008
Advanced BDD optimization
R Ebendt, G Fey, R Drechsler
Springer Science & Business Media, 2005
892005
Synthesis of fully testable circuits from BDDs
R Drechsler, J Shi, G Fey
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2004
812004
Using unsatisfiable cores to debug multiple design errors
A Suelflow, G Fey, R Bloem, R Drechsler
Proceedings of the 18th ACM Great Lakes symposium on VLSI, 77-82, 2008
752008
PASSAT: Efficient SAT-based test pattern generation for industrial circuits
J Shi, G Fey, R Drechsler, A Glowatz, F Hapke, J Schloffel
IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design …, 2005
682005
Test pattern generation using Boolean proof engines
R Drechsler, S Eggersglüß, G Fey, D Tille
Springer Science & Business Media, 2009
552009
SWORD: A SAT like prover using word level information
R Wille, G Fey, D Große, S Eggersglüß, R Drechsler
VLSI-SoC: Advanced Topics on Systems on a Chip, 1-17, 2009
542009
Automatic generation of complex properties for hardware designs
F Rogin, T Klotz, G Fey, R Drechsler, S Rulke
2008 Design, Automation and Test in Europe, 545-548, 2008
502008
ParSyC: an efficient SystemC parser
G Fey, D Große, T Cassens, C Genz, T Warode, R Drechsler
In Workshop on Synthesis And System Integration of Mixed Information …, 2004
472004
WoLFram-a word level framework for formal verification
A Sülflow, U Kühne, G Fey, D Grosse, R Drechsler
2009 IEEE/IFIP International Symposium on Rapid System Prototyping, 11-17, 2009
442009
Minimizing the number of paths in BDDs: Theory and algorithm
G Fey, R Drechsler
IEEE Transactions on Computer-Aided Design of Integrated circuits and …, 2005
422005
A basis for formal robustness checking
G Fey, R Drechsler
9th International Symposium on Quality Electronic Design (isqed 2008), 784-789, 2008
392008
Cost-efficient block verification for a UMTS up-link chip-rate coprocessor
K Winkelmann, HJ Trylus, D Stoffel, G Fey
Proceedings Design, Automation and Test in Europe Conference and Exhibition …, 2004
392004
metaSMT: Focus on Your Application not on Solver Integration.
F Haedicke, S Frehse, G Fey, D Große, R Drechsler
DIFTS@ FMCAD, 2011
372011
SyCE: An integrated environment for system design in SystemC
R Drechsler, G Fey, C Genz, D Große
16th IEEE International Workshop on Rapid System Prototyping (RSP'05), 258-260, 2005
332005
Effective robustness analysis using bounded model checking techniques
G Fey, A Sulflow, S Frehse, R Drechsler
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2011
312011
Computing bounds for fault tolerance using formal techniques
G Fey, A Sulflow, R Drechsler
2009 46th ACM/IEEE Design Automation Conference, 190-195, 2009
312009
Finding good counter-examples to aid design verification
G Fey, R Dreschler
First ACM and IEEE International Conference on Formal Methods and Models for …, 2003
312003
OBC-NG: Towards a reconfigurable on-board computing architecture for spacecraft
D Lüdtke, K Westerdorff, K Stohlmann, A Börner, O Maibaum, T Peng, ...
2014 IEEE Aerospace Conference, 1-13, 2014
282014
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20