Follow
Henrique Cota de Freitas
Henrique Cota de Freitas
Associate Professor, PUC Minas
Verified email at pucminas.br - Homepage
Title
Cited by
Cited by
Year
On the energy efficiency and performance of irregular application executions on multicore, NUMA and manycore platforms
E Francesquini, M Castro, PH Penna, F Dupros, HC Freitas, POA Navaux, ...
Journal of Parallel and Distributed Computing 76, 32-48, 2015
522015
Evaluating network-on-chip for homogeneous embedded multiprocessors in FPGAs
HC Freitas, DM Colombo, FL Kastensmidt, POA Navaux
2007 IEEE International Symposium on Circuits and Systems, 3776-3779, 2007
282007
Design of programmable NoC router architecture on FPGA for multi-cluster NoCs
HC Freitas, TGS Santos, POA Navaux
Electronics Letters 44 (16), 969-971, 2008
262008
A low-cost energy-efficient Raspberry Pi cluster for data mining algorithms
J Saffran, G Garcia, MA Souza, PH Penna, M Castro, LFW Góes, ...
Lecture Notes in Computer Science: Parallel Processing Workshops. Euro-Par …, 2017
252017
Investigation of shared l2 cache on many-core processors
MAZ Alves, HC Freitas, POA Navaux
22th International Conference on Architecture of Computing Systems 2009, 1-10, 2009
212009
CAP Bench: a benchmark suite for performance and energy evaluation of low‐power many‐core processors
MA Souza, PH Penna, MM Queiroz, AD Pereira, LFW Góes, HC Freitas, ...
Concurrency and Computation: Practice and Experience 29 (4), 2017
192017
NOC architecture design for multi-cluster chips
HC Freitas, POA Navaux, TGS Santos
2008 International Conference on Field Programmable Logic and Applications …, 2008
192008
Evaluating on-chip interconnection architectures for parallel processing
HC de Freitas, POA Navaux
2008 11th IEEE International Conference on Computational Science and …, 2008
192008
Impact of parallel workloads on NoC architecture design
HC de Freitas, LM Schnorr, MAZ Alves, POA Navaux
2010 18th euromicro conference on parallel, distributed and network-based …, 2010
182010
Reconfigurable crossbar switch architecture for network processors
HC Freitas, MB Carvalho, AM Amaral, ARM Diniz, CAPS Martins, ...
Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International …, 2006
142006
Didactic architectures and simulator for network processor learning
HC de Freitas, CAPS Martins
Proceedings of the 2003 workshop on Computer architecture education: Held in …, 2003
142003
On the Performance and Isolation of Asymmetric Microkernel Design for Lightweight Manycores
PH Penna, J Souto, D Lima, M Castro, F Broquedis, H Freitas, JF Mehaut
2019 IX Brazilian Symposium on Computing Systems Engineering (SBESC), 1-8, 2019
132019
Parallel and distributed kmeans to identify the translation initiation site of proteins
LM Rodrigues, LE Zárate, CN Nobre, HC Freitas
2012 ieee international conference on systems, man, and cybernetics (smc …, 2012
132012
A comprehensive performance evaluation of the BinLPT workload‐aware loop scheduler
PH Penna, AT A. Gomes, M Castro, P DM Plentz, H C. Freitas, ...
Concurrency and Computation: Practice and Experience 31 (18), e5170, 2019
122019
BinLPT: a novel workload-aware loop scheduler for irregular parallel loops
PH Penna, M Castro, P Plentz, HC de Freitas, F Broquedis, JF Méhaut
Simpósio em Sistemas Computacionais de Alto Desempenho, 2017
122017
Introducing parallel programming to traditional undergraduate courses
HC de Freitas
2012 Frontiers in Education Conference Proceedings, 1-6, 2012
122012
Modelagem de Sistemas Computacionais usando Redes de Petri: aplicação em projeto, análise e avaliação
DO Penha, HC Freitas, C Martins
IV Escola Regional de Informática RJ/ES, 2004
12*2004
Parallelization of the next Closure algorithm for generating the minimum set of implication rules.
NRM de Moraes, SM Dias, HC Freitas, LE Zárate
Artif. Intell. Research 5 (2), 40-54, 2016
112016
Evaluating CPU and Memory Affinity for Numerical Scientific Multithreaded Benchmarks on Multi-cores
CP Ribeiro, M Castro, V Marangonzova-Martin, JF Méhaut, HC de Freitas, ...
IADIS International Journal on Computer Science and Information Systems …, 2012
112012
Reconfigurable FPGA-based K-means/K-modes Architecture for Network Intrusion Detection
LA Maciel, MA Souza, HC de Freitas
IEEE Transactions on Circuits and Systems II: Express Briefs 67 (8), 1459-1463, 2020
102020
The system can't perform the operation now. Try again later.
Articles 1–20