Manolis G.H. Katevenis

Cited by

	All	Since 2020
Citations	4001	439
h-index	32	11
i10-index	69	14

220

110

165

198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202427 27 39 58 59 64 60 30 33 31 63 71 79 93 90 70 96 114 127 94 111 148 168 107 138 146 208 158 122 127 134 112 102 129 146 109 86 80 90 74

Public access

View all

16 articles

4 articles

available

not available

Based on funding mandates

Co-authors

Nikolaos ChrysosFoundation For Research & Technology (FORTH) -- HellasVerified email at ics.forth.gr
Dionisios PnevmatikatosProfessor of ECE, National Technical University of AthensVerified email at cslab.ece.ntua.gr
Vassilis PapaefstathiouComputer Science Department, University of Crete and FORTH-ICSVerified email at csd.uoc.gr
Dimitrios SerpanosUniversity of Patras & Computer Technology InstituteVerified email at ece.upatras.gr
Evangelos MarkatosUniversity of Crete and Foundation for Research and Technology - HellasVerified email at csd.uoc.gr
David PattersonProfessor of Computer Science, UC BerkeleyVerified email at cs.berkeley.edu
Aggelos D. IoannouFoundation for Research and Technology - Hellas, Telecommunication Systems Research InstituteVerified email at ics.forth.gr
Dimitrios S. NikolopoulosJohn W. Hancock Professor of Engineering, IEEE Fellow, Virginia TechVerified email at vt.edu
Manolis MarazakisStaff Research Scientist, FORTH-ICSVerified email at ics.forth.gr
Christoforos KachrisUniversity of West AtticaVerified email at uniwa.gr
Fabien ChaixFORTHVerified email at ics.forth.gr
Georgi GaydadjievProfessor in Computer Architecture, University of GroningenVerified email at rug.nl
Koen De BosschereUniversiteit GentVerified email at elis.ugent.be
Stefanos Sidiropoulos.Verified email at alumni.stanford.edu
Costas CourcoubetisProfessor in SDS, CUHK ShenzhenVerified email at cuhk.edu.cn
Iakovos MavroidisFORTH-ICSVerified email at ics.forth.gr
Georgios KornarosHellenic Mediterranean UniversityVerified email at hmu.gr
Ioannis PapaefstathiouProfessor, School of ECE, Aristotle University of ThessalonikiVerified email at ece.auth.gr
Alex RamirezGoogleVerified email at google.com
Nacho NavarroAssociate Professor of Computer Science, Universitat Politecnica de Catalunya and BSC, BarcelonaVerified email at ac.upc.edu

Manolis G.H. Katevenis

FORTH-ICS (ics.forth.gr) and Computer Science Department, University of Crete (csd.uoc.gr)

Verified email at ics.forth.gr - Homepage

Scalable Multiprocessor System Architecture Interprocessor Communication Interconnection Networks Computer Architecture VLSI


Title Sort by citations Sort by year Sort by title	Cited by Cited by	Year
Weighted round-robin cell multiplexing in a general-purpose ATM switch chip M Katevenis, S Sidiropoulos, C Courcoubetis IEEE Journal on selected Areas in Communications 9 (8), 1265-1279, 1991	816	1991
Reduced instruction set computer architectures for vlsi (microprocessor, risc, multiple-windows-of-registers) EMG Katevenis University of California, Berkeley, 1983	359	1983
Fast switching and fair control of congested flow in broadband networks M Katevenis IEEE Journal on selected Areas in Communications 5 (8), 1315-1326, 1987	163	1987
Variable packet size buffered crossbar (CICQ) switches M Katevenis, G Passas, D Simos, I Papaefstathiou, N Chrysos 2004 IEEE International Conference on Communications (IEEE Cat. No …, 2004	118	2004
Pipelined heap (priority queue) management for advanced scheduling in high-speed networks A Ioannou, MGH Katevenis IEEE/ACM Transactions on Networking 15 (2), 450-461, 2007	103	2007
Pipelined memory shared buffer for VLSI switches M Katevenis, P Vatsolaki, A Efthymiou Proceedings of the conference on Applications, technologies, architectures …, 1995	99	1995
Approaching ideal NoC latency with pre-configured routes G Michelogiannakis, D Pnevmatikatos, M Katevenis First International Symposium on Networks-on-Chip (NOCS'07), 153-162, 2007	76	2007
Euroserver: Energy efficient node for european micro-servers Y Durand, PM Carpenter, S Adami, A Bilas, D Dutoit, A Farcy, ... 2014 17th Euromicro Conference on Digital System Design, 206-213, 2014	75	2014
The HiPEAC vision: high performance and embedded architecture and compilation M Duranton, S Yehia, B De Sutter, K De Bosschere, A Cohen, B Falsafi, ...	70*	2019
Scheduling in Non-Blocking Buffered Three-Stage Switching Fabrics. N Chrysos, M Katevenis INFOCOM 6, 1-13, 2006	70	2006
Crossbar NoCs are scalable beyond 100 nodes G Passas, M Katevenis, D Pnevmatikatos IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2012	69	2012
The exanest project: Interconnects, storage, and packaging for exascale systems M Katevenis, N Chrysos, M Marazakis, I Mavroidis, F Chaix, N Kallimanis, ... 2016 Euromicro Conference on Digital System Design (DSD), 60-67, 2016	64	2016
The hipeac vision M Duranton, S Yehia, B De Sutter, K De Bosschere, A Cohen, B Falsafi, ... Report, European Network of Excellence on High Performance and Embedded …, 2010	64	2010
Weighted fairness in buffered crossbar scheduling N Chrysos, M Katevenis Workshop on High Performance Switching and Routing, 2003, HPSR., 17-22, 2003	64	2003
SECONDARYSTORAGEMANAG EMENT FORWEBPROXIES EP Markatos, MGH Katevenis, D Pnevmatikatos, M Flouris Proceedings of the 2nd USENIX Symposium on Internet Technologies and Systems …, 1999	55	1999
Efficient per-flow queueing in DRAM at OC-192 line rate using out-of-order execution techniques A Nikologiannis, M Katevenis ICC 2001. IEEE International Conference on Communications. Conference Record …, 2001	54	2001
User-level DMA without operating system kernel modification EP Markatos, MGH Katevenis Proceedings Third International Symposium on High-Performance Computer …, 1997	54	1997
ATLAS I: A general-purpose, single-chip ATM switch with credit-based flow control M Katevenis, D Serpanos, P Vatsolaki Proceedings of the Hot Interconnects IV Symposium, 63-73, 1996	53	1996
Prefetching and cache management using task lifetimes V Papaefstathiou, MGH Katevenis, DS Nikolopoulos, D Pnevmatikatos Proceedings of the 27th international ACM conference on International …, 2013	51	2013
A 128 x 128 x 24gb/s crossbar interconnecting 128 tiles in a single hop and occupying 6% of their area G Passas, M Katevenis, D Pnevmatikatos 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, 87-95, 2010	50	2010

The system can't perform the operation now. Try again later.

Articles 1–20

Citations per year

Duplicate citations

Merged citations

Add co-authorsCo-authors

Follow

Cited by

Co-authors