Michael Riepen
Michael Riepen
Engineering Manager, IAV GmbH
Verified email at
Cited by
Cited by
A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS
J Howard, S Dighe, Y Hoskote, S Vangal, D Finan, G Ruhl, D Jenkins, ...
2010 IEEE International Solid-State Circuits Conference-(ISSCC), 108-109, 2010
A 48-core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling
J Howard, S Dighe, SR Vangal, G Ruhl, N Borkar, S Jain, V Erraguntla, ...
IEEE Journal of Solid-State Circuits 46 (1), 173-183, 2010
The 48-core scc processor: The programmer's view
TG Mattson, RF Van der Wijngaart, M Riepen, T Lehnig, P Brett, W Haas, ...
SC'10: Proceedings of the 2010 ACM/IEEE International Conference for High …, 2010
RCKMPI–lightweight MPI implementation for Intel’s Single-chip Cloud Computer (SCC)
IA Comprés Ureña, M Riepen, M Konow
European MPI Users' Group Meeting, 208-217, 2011
SCC: A flexible architecture for many-core platform research
M Gries, U Hoffmann, M Konow, M Riepen
Computing in Science & Engineering, 79-83, 2011
Invasive mpi on intel’s single-chip cloud computer
IA Ureña, M Riepen, M Konow, M Gerndt
International Conference on Architecture of Computing Systems, 74-85, 2012
Connecting the Cloud: Transparent and Flexible Communication for a Cluster of Intel SCCs.
P Reble, C Clauss, M Riepen, S Lankes, T Bemmerl
MARC@ RWTH, 13-19, 2012
RCKMPI-Lightweight MPI Implementation for Intel's Single-chip Cloud Computer (SCC).
A Isaías, C Ureña, M Riepen, M Konow
EuroMPI, 208-217, 2011
Enabling computation intensive applications in battery-operated cyber-physical systems
H Woithe, W Brozas, C Wills, B Pichai, U Kremer, M Eichhorn, M Riepen
The 6th Many-core Applications Research Community (MARC) Symposium, 34-39, 2012
The system can't perform the operation now. Try again later.
Articles 1–9