Folgen
Peter Rabkin
Peter Rabkin
Director R&D, Western Digital Corp.
Bestätigte E-Mail-Adresse bei wdc.com
Titel
Zitiert von
Zitiert von
Jahr
Three dimensional NAND device with silicon germanium heterostructure channel
P Rabkin, J Pachamuthu
US Patent 9,331,093, 2016
3362016
Vertical NAND device with low capacitance and silicided word lines
J Alsmeier, P Rabkin
US Patent 8,847,302, 2014
2542014
Single-semiconductor-layer channel in a memory opening for a three-dimensional non-volatile memory device
P Rabkin, J Pachamuthu, J Alsmeier
US Patent 9,230,980, 2016
2342016
3D non-volatile memory with metal silicide interconnect
M Higashitani, P Rabkin
US Patent 8,933,502, 2015
1152015
Three dimensional NAND device containing fluorine doped layer and method of making thereof
P Rabkin, J Pachamuthu, J Alsmeier
US Patent 9,825,051, 2017
1002017
Method for fabricating passive devices for 3D non-volatile memory
M Higashitani, P Rabkin
US Patent 8,951,859, 2015
972015
Punch-through diode
P Rabkin, A Mihnea
US Patent 8,557,654, 2013
952013
Three-dimensional memory device containing CMOS devices over memory stack structures
Z Lu, A Lin, J Alsmeier, P Rabkin, W Zhao, WS Shi, H Chien, J Chen
US Patent 9,530,790, 2016
892016
Composition of memory cell with resistance-switching layers
F Kreupl, A Bandyopadhyay, YT Chen, CC Fu, WP Jayasekara, J Kai, ...
US Patent 8,520,424, 2013
742013
Vertical memory device with bit line air gap
P Rabkin, XIA Jilin, J Pachamuthu
US Patent 9,515,085, 2016
702016
MIIM diodes having stacked structure
DC Sekar, T Kumar, P Rabkin, EX Ping, X Chen
US Patent 7,969,011, 2011
662011
Vertical TFT with tunnel barrier
MC Wu, P Rabkin, T Chen
US Patent 9,230,985, 2016
632016
Multi-tier memory stack structure containing non-overlapping support pillar structures and method of making thereof
P Ravikirthi, J Pachamuthu, J Sabde, P Rabkin
US Patent 9,881,929, 2018
622018
Three dimensional NAND devices with air gap or low-k core
P Rabkin, W Zhao, Y Zhang, J Pachamuthu
US Patent 9,177,966, 2015
552015
Passive devices for 3D non-volatile memory
M Higashitani, P Rabkin
US Patent 8,643,142, 2014
552014
Miim diodes
DC Sekar, T Kumar, P Rabkin, X Chen
US Patent App. 12/240,766, 2010
552010
3D NAND with oxide semiconductor channel
P Rabkin, J Alsmeier, M Higashitani
US Patent 9,634,097, 2017
502017
Band gap tailoring for a tunneling dielectric for a three-dimensional memory structure
P Rabkin
US Patent 9,449,980, 2016
472016
Method for fabricating a metal silicide interconnect in 3D non-volatile memory
M Higashitani, P Rabkin
US Patent 8,956,968, 2015
432015
Non-volatile memory cells with selectively formed floating gate
P Rabkin, HA Wang, KC Chou
US Patent 6,559,008, 2003
432003
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20