Frank Hannig
Zitiert von
Zitiert von
HIPAcc: A Domain-Specific Language and Compiler for Image Processing
R Membarth, O Reiche, F Hannig, J Teich, M Körner, W Eckert
IEEE Transactions on Parallel and Distributed Systems 27 (1), 210-224, 2015
Trends in data locality abstractions for HPC systems
D Unat, A Dubey, T Hoefler, J Shalf, M Abraham, M Bianco, ...
IEEE Transactions on Parallel and Distributed Systems 28 (10), 3007-3020, 2017
A highly parameterizable parallel processor array architecture
D Kissler, F Hannig, A Kupriyanov, J Teich
2006 IEEE International Conference on Field Programmable Technology, 105-112, 2006
FPGAs for software programmers
D Koch, F Hannig, D Ziener
Springer, 2016
Invasive tightly-coupled processor arrays: A domain-specific architecture/compiler co-design approach
F Hannig, V Lari, S Boppu, A Tanase, O Reiche
ACM Transactions on Embedded Computing Systems (TECS) 13 (4s), 1-29, 2014
ExaStencils: Advanced stencil-code engineering
C Lengauer, S Apel, M Bolten, A Größlinger, F Hannig, H Köstler, U Rüde, ...
Euro-Par 2014: Parallel Processing Workshops: Euro-Par 2014 International …, 2014
PARO: Synthesis of hardware accelerators for multi-dimensional dataflow-intensive applications
F Hannig, H Ruckdeschel, H Dutta, J Teich
Reconfigurable Computing: Architectures, Tools and Applications: 4th …, 2008
ExaSlang: A domain-specific language for highly scalable multigrid solvers
C Schmitt, S Kuckuk, F Hannig, H Köstler, J Teich
2014 Fourth international workshop on domain-specific languages and high …, 2014
Power density-aware resource management for heterogeneous tiled multicores
H Khdr, S Pagani, E Sousa, V Lari, A Pathania, F Hannig, M Shafique, ...
IEEE Transactions on Computers 66 (3), 488-501, 2016
Generating device-specific GPU code for local operators in medical imaging
R Membarth, F Hannig, J Teich, M Körner, W Eckert
2012 IEEE 26th International Parallel and Distributed Processing Symposium …, 2012
Code generation from a domain-specific language for C-based HLS of hardware accelerators
O Reiche, M Schmid, F Hannig, R Membarth, J Teich
Proceedings of the 2014 International Conference on Hardware/Software …, 2014
Resource-aware programming and simulation of MPSoC architectures through extension of X10
F Hannig, S Roloff, G Snelting, J Teich, A Zwinkau
Proceedings of the 14th International Workshop on Software and Compilers for …, 2011
Generating FPGA-based image processing accelerators with Hipacc
O Reiche, MA Özkan, R Membarth, J Teich, F Hannig
2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD …, 2017
Decentralized dynamic resource management support for massively parallel processor arrays
V Lari, A Narovlyanskyy, F Hannig, J Teich
ASAP 2011-22nd IEEE International Conference on Application-specific Systems …, 2011
Towards domain-specific computing for stencil codes in HPC
R Membarth, F Hannig, J Teich, H Köstler
2012 SC Companion: High Performance Computing, Networking Storage and …, 2012
Design space exploration for massively parallel processor arrays
F Hannig, J Teich
International Conference on Parallel Computing Technologies, 51-65, 2001
FPGA-based accelerator design from a domain-specific language
MA Özkan, O Reiche, F Hannig, J Teich
2016 26th International Conference on Field Programmable Logic and …, 2016
Code generation for embedded heterogeneous architectures on Android
R Membarth, O Reiche, F Hannig, J Teich
2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2014
A Dynamically Reconfigurable Weakly Programmable Processor Array Architecture Template.
D Kissler, F Hannig, A Kupriyanov, J Teich
ReCoSoC, 31-37, 2006
OpenCL-based FPGA design to accelerate the nodal discontinuous Galerkin method for unstructured meshes
T Kenter, G Mahale, S Alhaddad, Y Grynko, C Schmitt, A Afzal, F Hannig, ...
2018 IEEE 26th Annual International Symposium on Field-Programmable Custom …, 2018
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20