Folgen
Shuwen Deng
Shuwen Deng
Bestätigte E-Mail-Adresse bei umich.edu - Startseite
Titel
Zitiert von
Zitiert von
Jahr
XMSS and embedded systems
W Wang, B Jungk, J Wälde, S Deng, N Gupta, J Szefer, R Niederhagen
International Conference on Selected Areas in Cryptography, 523-550, 2019
452019
XMSS and Embedded Systems
W Wang, B Jungk, J Wälde, S Deng, N Gupta, J Szefer, R Niederhagen
International Conference on Selected Areas in Cryptography, 523-550, 2019
452019
Secure TLBs
S Deng, W Xiong, J Szefer
2019 ACM/IEEE 46th Annual International Symposium on Computer Architecture …, 2019
292019
Cache timing side-channel vulnerability checking with computation tree logic
S Deng, W Xiong, J Szefer
Proceedings of the 7th International Workshop on Hardware and Architectural …, 2018
202018
Analysis of Secure Caches Using a Three-Step Model for Timing-Based Attacks
S Deng, W Xiong, J Szefer
Journal of Hardware and Systems Security 3 (4), 397-425, 2019
182019
Topological approach to automatic symbolic macromodel generation for analog integrated circuits
G Shi, H Hu, S Deng
ACM Transactions on Design Automation of Electronic Systems (TODAES) 22 (3 …, 2017
142017
A Benchmark Suite for Evaluating Caches' Vulnerability to Timing Attacks
S Deng, W Xiong, J Szefer
Proceedings of the Twenty-Fifth International Conference on Architectural …, 2020
132020
SecChisel Framework for Security Verification of Secure Processor Architectures
S Deng, D Gümüşoğlu, W Xiong, S Sari, YS Gener, C Lu, O Demir, ...
Proceedings of the 8th International Workshop on Hardware and Architectural …, 2019
102019
SecChisel: language and tool for practical and scalable security verification of security-aware hardware architectures
S Deng, D Gümüşoğlu, W Xiong, YS Gener, O Demir, J Szefer
Cryptology ePrint Archive, 2017
72017
Analysis of Secure Caches and Timing-Based Side-Channel Attacks.
S Deng, W Xiong, J Szefer
IACR Cryptol. ePrint Arch. 2019, 167, 2019
52019
Evaluation of Cache Attacks on Arm Processors and Secure Caches
S Deng, N Matyunin, W Xiong, S Katzenbeisser, J Szefer
IEEE Transactions on Computers, 2021
42021
Leaky Frontends: Security Vulnerabilities in Processor Frontends
S Deng, B Huang, J Szefer
2022 IEEE International Symposium on High-Performance Computer Architecture …, 2022
22022
Short Paper: Device-and Locality-Specific Fingerprinting of Shared NISQ Quantum Computers
A Mi, S Deng, J Szefer
Workshop on Hardware and Architectural Support for Security and Privacy, 1-6, 2021
22021
Leaky frontends: Micro-op cache and processor frontend vulnerabilities
S Deng, B Huang, J Szefer
arXiv preprint arXiv: 2105.12224, 2021
22021
Short Paper: Device-and Locality-Specific Fingerprinting of Shared NISQ Quantum Computers
A Mi, S Deng, J Szefer
arXiv preprint arXiv:2202.12731, 2022
12022
New Predictor-Based Attacks in Processors
S Deng, J Szefer
2021 58th ACM/IEEE Design Automation Conference (DAC), 697-702, 2021
12021
Survey of Approaches and Techniques for Security Verification of Computer Systems
F Erata, S Deng, F Zaghloul, W Xiong, O Demir, J Szefer
Cryptology ePrint Archive, 2016
12016
Securing Reset Operations in NISQ Quantum Computers
A Mi, S Deng, J Szefer
2022
Understanding the Insecurity of Processor Caches Due to Cache Timing-Based Vulnerabilities
S Deng, W Xiong, J Szefer
IEEE Security & Privacy 19 (3), 42-49, 2021
2021
Survey of approaches for security verification of hardware/software systems
F Erata, S Deng, F Zaghloul, W Xiong, O Demir, J Szefer
Cryptology ePrint Archive, 2016
2016
Das System kann den Vorgang jetzt nicht ausführen. Versuchen Sie es später erneut.
Artikel 1–20