Gerhard W Dueck
Gerhard W Dueck
Professor of Computer Science, University of New Brunswick
Verified email at unb.ca
Title
Cited by
Cited by
Year
A transformation based algorithm for reversible logic synthesis
DM Miller, D Maslov, GW Dueck
Proceedings of the 40th annual Design Automation Conference, 318-323, 2003
6002003
RevLib: An online resource for reversible functions and reversible circuits
R Wille, D Große, L Teuber, GW Dueck, R Drechsler
38th International Symposium on Multiple Valued Logic (ismvl 2008), 220-225, 2008
3972008
Toffoli network synthesis with templates
D Maslov, GW Dueck, DM Miller
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2005
2712005
Reversible cascades with minimal garbage
D Maslov, GW Dueck
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2004
2362004
Techniques for the synthesis of reversible Toffoli networks
D Maslov, GW Dueck, DM Miller
ACM Transactions on Design Automation of Electronic Systems (TODAES) 12 (4 …, 2007
2202007
Quantum circuit simplification and level compaction
D Maslov, GW Dueck, DM Miller, C Negrevergne
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2008
2132008
Exact multiple-control Toffoli network synthesis with SAT techniques
D Große, R Wille, GW Dueck, R Drechsler
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2009
1952009
Reversible logic synthesis benchmarks page
D Maslov
http://www. cs. uvic. ca/maslov/, 2005
1802005
Improved quantum cost for n-bit Toffoli gates
D Maslov, GW Dueck
Electronics Letters 39 (25), 1790-1791, 2003
1402003
Quantum circuit simplification using templates
D Maslov, C Young, DM Miller, GW Dueck
Design, Automation and Test in Europe, 1208-1213, 2005
1352005
Spectral techniques for reversible logic synthesis
DM Miller, GW Dueck
6th International Symposium on Representations and Methodology of Future …, 2003
1272003
Garbage in reversible design of multiple output functions
D Maslov, GW Dueck
6th International Symposium on Representations and Methodology of Future …, 2003
1212003
Synthesis of Fredkin-Toffoli reversible networks
D Maslov, GW Dueck, DM Miller
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 13 (6), 765-769, 2005
1162005
Synthesis of quantum multiple-valued circuits
DM Miller, D Maslov, GW Dueck
JOURNAL OF MULTIPLE VALUED LOGIC AND SOFT COMPUTING 12 (5/6), 431, 2006
822006
A synthesis method for MVL reversible logic [multiple value logic]
DM Miller, GW Dueck, D Maslov
Proceedings. 34th international symposium on multiple-valued logic, 74-80, 2004
762004
Fredkin/Toffoli templates for reversible logic synthesis
D Maslov, GW Dueck, DM Miller
ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No …, 2003
702003
Reversible function synthesis with minimum garbage outputs
GW Dueck, D Maslov
6th International Symposium on Representations and Methodology of Future …, 2003
692003
A direct cover MVL minimization using the truncated sum
GW Dueck
Proceedings of the 17th IEEE International Symposium on Multiple-Valued …, 1987
681987
Simplification of Toffoli networks via templates
D Maslov, GW Dueck, DM Miller
16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003 …, 2003
672003
Quantified synthesis of reversible logic
R Wille, HM Le, GW Dueck, D GroBe
2008 Design, Automation and Test in Europe, 1015-1020, 2008
612008
The system can't perform the operation now. Try again later.
Articles 1–20