Morteza Saheb Zamani
Morteza Saheb Zamani
Verified email at aut.ac.ir - Homepage
Title
Cited by
Cited by
Year
A tileable switch module architecture for homogeneous 3D FPGAs
SA Razavi, MS Zamani, K Bazargan
2009 IEEE International Conference on 3D System Integration, 1-4, 2009
1172009
A novel synthesis algorithm for reversible circuits
M Saeedi, M Sedighi, MS Zamani
2007 IEEE/ACM International Conference on Computer-Aided Design, 65-68, 2007
882007
Reversible circuit synthesis using a cycle-based approach
M Saeedi, MS Zamani, M Sedighi, Z Sasanian
ACM Journal on Emerging Technologies in Computing Systems (JETC) 6 (4), 1-26, 2010
842010
Rule-based optimization of reversible circuits
M Arabzadeh, M Saeedi, MS Zamani
2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), 849-854, 2010
672010
A library-based synthesis methodology for reversible logic
M Saeedi, M Sedighi, MS Zamani
Microelectronics Journal 41 (4), 185-194, 2010
472010
Synthesis of reversible circuit using cycle-based approach
M Saeedi, MS Zamani, M Sedighi, Z Sasanian
J. Emerg. Technol. Comput. Syst 6 (4), 13, 2010
402010
On the behavior of substitution-based reversible circuit synthesis algorithms: Investigation and improvement
M Saeedi, MS Zamani, M Sedighi
IEEE Computer Society Annual Symposium on VLSI (ISVLSI'07), 428-436, 2007
402007
FPGA-based circuit model emulation of quantum algorithms
M Aminian, M Saeedi, MS Zamani, M Sedighi
2008 IEEE Computer Society Annual Symposium on VLSI, 399-404, 2008
382008
Block-based quantum-logic synthesis
M Saeedi, M Arabzadeh, MS Zamani, M Sedighi
arXiv preprint arXiv:1011.2159, 2010
322010
A novel reconfigurable hardware architecture for IP address lookup
H Fadishei, MS Zamani, M Sabaei
2005 Symposium on Architectures for Networking and Communications Systems …, 2005
292005
A study on the efficiency of hardware Trojan detection based on path-delay fingerprinting
A Nejat, SMH Shekarian, MS Zamani
Microprocessors and Microsystems 38 (3), 246-252, 2014
272014
An architecture framework for an adaptive extensible processor
H Noori, F Mehdipour, K Murakami, K Inoue, MS Zamani
The Journal of Supercomputing 45 (3), 313-340, 2008
272008
Prediction and reduction of routing congestion
M Saeedi, MS Zamani, A Jahanian
Proceedings of the 2006 international symposium on Physical design, 72-77, 2006
262006
Depth-optimized reversible circuit synthesis
M Arabzadeh, MS Zamani, M Sedighi, M Saeedi
Quantum information processing 12 (4), 1677-1699, 2013
19*2013
Quantum physical synthesis: improving physical design by netlist modifications
N Mohammadzadeh, M Sedighi, MS Zamani
Microelectronics Journal 41 (4), 219-230, 2010
192010
A cycle-based synthesis algorithm for reversible logic
Z Sasanian, M Saeedi, M Sedighi, MS Zamani
2009 Asia and South Pacific Design Automation Conference, 745-750, 2009
192009
Moving forward: A non-search based synthesis method toward efficient cnot-based quantum circuit synthesis algorithms
M Saeedi, MS Zamani, M Sedighi
2008 Asia and South Pacific Design Automation Conference, 83-88, 2008
182008
An integrated temporal partitioning and physical design framework for static compilation of reconfigurable computing systems
F Mehdipour, MS Zamani, M Sedighi
Microprocessors and Microsystems 30 (1), 52-62, 2006
182006
Custom instruction generation using temporal partitioning techniques for a reconfigurable functional unit
F Mehdipour, H Noori, MS Zamani, K Murakami, K Inoue, M Sedighi
International Conference on Embedded and Ubiquitous Computing, 722-731, 2006
172006
Reducing reconfiguration time of reconfigurable computing systems in integrated temporal partitioning and physical design framework
F Mehdipour, MS Zamani, HR Ahmadifar, M Sedighi, K Murakami
Proceedings 20th IEEE International Parallel & Distributed Processing …, 2006
172006
The system can't perform the operation now. Try again later.
Articles 1–20