Follow
Khaleelulla Khan Nazeer
Khaleelulla Khan Nazeer
Doctoral student, Chair of Highly-Parallel VLSI Systems and Neuro-Microelectronics, Technische Universität Dresden
Verified email at tu-dresden.de
Title
Cited by
Cited by
Year
Efficient recurrent architectures through activity sparsity and sparse back-propagation through time
A Subramoney, KK Nazeer, M Schöne, C Mayr, D Kappel
arXiv preprint arXiv:2206.06178, 2022
102022
Spinnaker2: A large-scale neuromorphic system for event-based and asynchronous machine learning
HA Gonzalez, J Huang, F Kelber, KK Nazeer, T Langer, C Liu, ...
arXiv preprint arXiv:2401.04491, 2024
32024
Block-local learning with probabilistic latent representations
D Kappel, KK Nazeer, CT Fokam, C Mayr, A Subramoney
arXiv preprint arXiv:2305.14974, 2023
22023
Language Modeling on a SpiNNaker 2 Neuromorphic Chip
KK Nazeer, M Schöne, R Mukherji, C Mayr, D Kappel, A Subramoney
arXiv preprint arXiv:2312.09084, 2023
12023
Activity sparsity complements weight sparsity for efficient RNN inference
R Mukherji, M Schöne, KK Nazeer, C Mayr, A Subramoney
arXiv preprint arXiv:2311.07625, 2023
12023
EGRU: Event-based GRU for activity-sparse inference and learning
A Subramoney, KK Nazeer, M Schöne, C Mayr, D Kappel
12022
An efficient RNN Language Model using activity sparsity and sparse back-propagation through time
M Schöne, KK Nazeer, C Mayr, D Kappel, A Subramoney
The system can't perform the operation now. Try again later.
Articles 1–7